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Abstract 
In today’s world everything is digitized but nature is analog, so it is necessary to have such a device which 
converts analog signal into digital and for this analog to digital converter is required. Now a day’s ADC’s require 
lesser power, better slew rate, high speed and less offset. Performance limiting component for ADC’s are 
amplifiers and comparators in which comparator is the most important.This paper presents the design of low 
offset low power dissipation and high speed  comparator. The proposed comparator consists of a preamplifier 
stage, decision stage and self biased output buffer stage. The proposed design uses a low power current mirror 
circuitry for providing a highly biased current. The circuit is designed using 90nm CMOS process for a supply 
voltage of 1V and reference voltage of 0.5V and power consumption is approximately 300μW. 
Keywords: CMOS Comparator, Current Mirror, Pre Amplifier, Output Buffer  
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1. Introduction 
The recent advancements in technology prove that we are working in the digital world, but we know that all the 
signals are analog in nature. So, it is necessary to have a device, which converts all the analog signals into digital. 
For this purpose, we use an Analog-to-Digital Converter (ADC) [Paul R Gray, Paul J Hurst, Stephen H Lewis 
and Robert G Meyer (1984), Hao Gao, Baltus,p ,Qiao- meng, (2010)]. The basic component in ADC device is a 
comparator. Figure1 shows comparator symbol. Many comparators have been proposed earlier. Among the 
circuits proposed, some are concerned with speed, some emphasizing on low power and high resolution, and 
some on offset cancellation [Jia-chen, Kurachi,S, Shimin Shen (2005)]. Bang-Sup Song proposed a comparator 
circuit with only preamplifier and decision stage, but did not provide any experimental results to analyze the 
circuit performance [Bang-Sup Song, Seung-Hoon Lee and Michael F. Tempsett (1990)]. Amalan Nag proposed 
a comparator with 200 MHz speed and with offset cancellation [Amalan Nag, K. L. Baishnab F. A. Talukdar, 
(2010)]. Allstot also thought of and simulated a novel comparator circuit which has cascading stages and ended 
up with a minimum power supply requirement of 3.5 V. The resolution may be higher but achieved at the 
expense of bulky cascading stages [David J. Allstot (1982)]. The comparator basically can be decomposed into 
three stages shown in Figure 2. The stages are input stage, decision stage, output stage. Designing a comparator 
can begin with considering input common-mode range, power dissipation, propagation delay, and comparator 
gain.  
The rest of the paper is organized in nine different sections:  
Circuit description of comparator and proposed Current mirror in section 2 and 3. Design of pre-amplifier using 
proposed current mirror and comparator circuit is described in section 4 and 5. Simulation results are discussed 
in section 6 and finally, section 7 provides conclusion. 
2. Circuit Description 
This design consists of three stages; the first stage is the preamplifier, followed by a positive feedback or 
decision stage, and an output buffer. The preamplifier stage amplifies the input signal to improve the 
comparator sensitivity. Output of pre-amplifier goes into decision block where comparator makes decision that 
which of the input signals is large. The decision stage is non-linear cross-coupled circuit which switches from 
one state to another. The output stage buffer the decision stage and convert the signal level to digital signal 
level [Wen-Rong Yang, Jia-dong Wang (2007)]. 
2.1. Pre-Amplifier 
A preamplifier is an amplifier that prepares a small electrical signal for further amplification or processing. A 
preamplifier is often placed close to the sensor to reduce the effects of noise and interference. It is used to boost 
the signal strength to drive the cable to the main instrument without significantly degrading the signal-to-noise 
ratio (SNR).When the gain of the preamplifier is high, the SNR of the final signal is determined by the SNR of 
the input signal and the noise of the pre-amplifier.  The main criteria for designing a pre-amplifier are its gain 
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and bandwidth. Figure 3 shows a preamplifier circuit which is first stage of comparator circuit. We also called 
this circuit a differential amplifier with pull up which can be a resistor load or active load. Generally we prefer 
active load because it is very difficult to fabricate resistor with controlled values in CMOS technology. So it is 
desirable to fabricate resistor with MOS. If gate and drain terminal of NMOS are shorted then it works as a 
resistive load.  
2.2 Decision Making Block 
The decision circuit is called as a heart of comparator and should be capable of discriminating mill volt signals. 
It is also called as a latch. Simplest form of latch is shown in Figure 4(a) which consists of two cross coupled 
NMOS transistor. Current sources are use in order to identify the dc current in transistors. The circuit uses 
positive feedback from the cross-gate connection of M1 and M2 to increase the gain of the decision element. 
The decision circuit is a bi stable cross coupled circuit. It is in one state or another. The state is determined by 
the magnitude of the input currents.  
If i
o- 
>> i
o+ 
M2 and M4 are on and M1 and M3 are off. Figure 4(b) shows the following conditions to hold: 
io-= i2+i4 = i2; since i4 = 0, M4 is cut off 
io+= i1+i3= i1; since i3= 0, M3 is cut off 
io++io-=IB; IB= constant bias current 
Under these conditions, V
o+ 
= V
DS1
≈ 0 (M1 is on) and V
o- 
is determined by the value of V
GS4 
when i
4
=i
o- 
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where, βA= β4= β3= Trans-conductance, VGS is gate to source voltage and Vt  is threshold voltage of MOS 
transistors. 
To change state, increase i
o+ 
hence decrease i
o- 
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) shown in Figure 4(c). The decrease in i
o- 
will cause 
V
o- 
to decrease by eq (1). The V
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, hence the decrease Vo- will eventually shut off M2. The value of Vo- 
just before the M2 shut off is given by: 
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Where, βA= β1= β2 
On dividing eq(1) and eq(2), obtains 
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2.3 Output Buffer 
The final component in conventional comparator design is the output buffer or post-amplifier. The main purpose 
of the output buffer is to convert the output of the decision circuit into a logic signal (i.e., 0 or 1). The output 
buffer should accept a differential input signal and not have slew-rate limitations. For simplicity here we use a 
self-biasing differential amplifier which works as a output buffer in comparator. This circuit is derived from two 
well-known conventional CMOS amplifiers. The current mirror loads from both amplifiers are deleted and 
connecting the corresponding gates and drains. This circuit has a PMOS and NMOS current source which must 
be biased to achieve identical current. Any differences would results in amplifier output shifts. To solve this, the 
two bias-voltage inputs are disconnected from their voltage sources and instead connected together to an internal 
amplifier node V
BIAS.  Figure 5 shows the complementary self-biased CMOS differential amplifier which differs 
from CMOS differential amplifier in two ways first one is that the amplifiers are complementary, i.e. each n type 
device operates in push pull fashion with corresponding p- type devices and second one is that the amplifiers are 
self biased using negative feedback. Self biasing of amplifier creates a negative feedback loop that stabilizes the 
bias voltage. Any variation in processing parameter or operating condition that shifts the bias voltage away from 
nominal value result in shifting of V bias, that corrects the bias voltages through negative feedback [R. Jacob Baker, 
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Harry W. Li, David E. Boyce (2002),  P Philip E. Allen (2002)  and Douglas R. Holberg 2010]. 
 
3. Current Mirror 
A current mirror is a circuit designed to copy a current through one active device by controlling the current in 
another active device of a circuit, keeping the output current constant regardless of loading. The current mirror is 
used to provide bias currents and active loads to circuit. Motivation behind a current mirror circuit is to generate 
a current from current source and reflect this current to the multiple locations. Earlier basic current mirror circuit 
and cascode current mirror circuit was used but this current mirror circuit have certain disadvantages therefore a 
new current mirror circuit was proposed. This new current mirror circuit then used in pre-amplifier circuit to 
generate more accurate biased current [Sedra & Smith (2005) H.P. Le, A. Zayegh, and J. Singh (2003)]. 
3.1 Proposed Current Mirror 
In order to provide suitable biasing amplifiers of gain A1 and A2 are inserted in the proposed design which 
provides suitable biasing voltage to turn on transistor M3 and M4 respectively and provides high gain when 
working in saturation. Once transistor M4 is turned on, same output resistance as in cascode current mirror is 
observed. Figure 6 shows the proposed current mirror. To obtain low input impedance, we incorporate transistor 
M3 in series with the input terminal of the basic circuit of the current mirror and use an amplifier of gain ‘-A1’ to 
control the gate voltage of transistor M3, amplifier of gain A2. Any increment in source voltage of transistor M3 
(because of injected input current) causes its gate voltage to decrease ‘-A1’ times this works as stronger sink of 
input current which results in input impedance decrement by ‘A1’. The amplifier can be implemented by only 
two transistors which act as a simple inverter for which input voltage is obtained as: 
                           
53 dssgin VVV +=                                                                                     (4) 
For the amplifier to have the significant gain required for perfect operation of the circuit, transistors M5 and M6 
should operate in saturation region. If either of M5 or M6 leaves saturation condition, amplifier gain reduces 
leading to increase in input impedance [Nidhi Tarun, Shruti Suman, P.K Ghosh (2014)]. 
3.2  Input  Resistance Analysis 
Figure 7 shows the small signal equivalent circuit for the proposed circuit in which the direction of p-type 
current mirrors are drawn opposite to the direction of n-type. From Figure 7 we get, 
                       insggs VVV == 65                                                         (6) 
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With reference to the basic proposed circuit of Figure  6, the voltage gain A1 is defined as 
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The input impedance inR then obtained as 
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From analysis it is clearly observed that the input resistance of proposed current mirror circuit depends on the 
amplification gain A1. Higher the amplification gain, the lower will be the input resistance and in order to 
achieve higher gain, it is necessary that both transistor M7 and M8 (PMOS and NMOS) should work in 
saturation region. 
3.3  Output Resistance Analysis 
The small signal circuit for calculating the output resistance of proposed current mirror is given in Figure.8 
Applying KCL at the output node in Figure .8 we get, 
                         )( 4444 sodsgsmuto VVrVgI -+=                                      (18) 
                         444444 )( sdsodssgmout VrVrVVgI -+-=                          (19) 
                              442 / sg VVA =                                                           (20) 
                               42 Sgs VAV =                                                             (21) 
                        444244 )1( sdsodsgsmout VrVrAVgI -+-=                        (22) 
                            24 dsouts
rIV =                                                            (23) 
Putting all the values, the output impedance oR  is then, 
                      442244 ))1(1( dsodsdsdsmout rVrrArgI =+-+                      (24) 
                      )1(/ 42224 dsdsdsmoutoo rrArgIVR ++==                       (25) 
                     2424 ArrgR dsdsmo =                                                         (26) 
Output resistance of proposed mirror circuit is equivalent to cascode current mirror and also it depends on 
amplification gain A2. Higher the amplification gain of amplifier, more will be its output resistance. 
4. Design of Proposed Pre-Amplifier using Proposed Current Mirror  
For the preamplifier stage, the circuit is as shown in Figure 9. The circuit is a differential amplifier with active 
loads. The size of M1 and M2 are set by considering the differential amplifier’s trans-conductance and the input 
capacitance. The trans-conductance sets the gain of the stages, while the input capacitance of the comparator is 
determined by the size M1 and M2. We have concentrated on speed in this design, and hence no high 
impedance nodes are used in the circuit, other than the input and output nodes. The input stage is a differential 
amplifier with diode connected active loads. The input voltages V
+
, V
- 
are converted to output currents io+, io-    
used to drive the decision circuit. By symmetry the bias current I
SS 
is split evenly between the two sections. 
Transistor M1 converts the V
GS1 
to current. To determine the total current io+ the equivalent includes the biasing 
current of I
SS
/2. 
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Where gm1=gm2=gm 
 
5 Proposed CMOS comparator 
 
In the comparator circuit shown in Figure 10, proposed current mirror circuitry is used to provide bias current 
to pre-amplifier or input stage of comparator and decision stage of comparator. Input voltages V in1+ and Vin2- 
are converted into output currents io+ and io-which is then drive the decision circuit. Bias current which is 
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generated by a proposed current mirror circuit
 
is split in two sections and drives transistor M3 and M4. M5 and 
M6 works as a constant current source provides constant current to transistor M7 and M10. 
6 Simulation Results 
In this section the proposed comparator circuit and conventional comparator circuit is simulated for the 
propagation time delay, offset voltage, gain and power dissipation in TSPICE EDA tool version 13.0 on 90nm 
level 49 parameters.  
6.1 Input Characteristic of Proposed Current Mirror  
It is desirable for low voltage operation that M1 and M2 operate either in sub-threshold or in saturation region. 
By applying proper biasing voltage, the turn on condition of PMOS transistor will ensure NMOS transistor to 
work in saturation region. Also when M7 and M8 enter into saturation region, this in turn, lowers the input 
resistance. The minimum input voltage of proposed current mirror is obtained as 0.3V. Figure 11 shows the input 
characteristic of proposed current mirror. 
 
6.2 Output Characteristic of Proposed Current Mirror  
The minimum output voltage of the proposed current mirror is reduced to 0.1V as observed from Figure 12. Also 
high swing at output is obtained. Reduction in Vmin(Out) is because of cascoding of transistors. 
6.3 Frequency Response of Proposed Current Mirror  
The current through M4 should be small enough to keep M4 in sub-threshold region. Correspondingly W/L ratio 
should also be large. This will increase the device capacitance and bandwidth. Figure 13 shows a frequency 
response of proposed current mirror. From this Figure 13 a bandwidth of 98.45 MHz is obtained. 
6.4 Transient Response of Proposed Pre-Amplifier  
In transient response of proposed pre-amplifier circuit Vin+ is the ac voltage source and Vin- is the dc or reference 
voltage source.  This pre-amplifier amplifies the difference of two input voltages. The input voltages V
+
, V
- 
are 
converted to output currents io+ , io- are then used to drive the decision circuit. Transient response of proposed pre-
amplifier for CMOS comparator shown in Figure 14 
6.5 AC Response of Proposed Pre-Amplifier  
For calculating AC response, the input Vin+ is a ac voltage source and Vin- is taken as DC voltage source. Using 
AC analysis we find pre-amplifier gain and bandwidth. Coupling capacitance and stray capacitance affects the 
performance on ac characteristics of proposed pre-amplifier circuit. AC response of proposed pre-amplifier for 
CMOS comparator shown in Figure 15. 
6.6 DC Response of Proposed CMOS Comparator 
For calculating DC response both input Vin+ and Vin- are taken as the DC voltage source. An important parameter 
of a comparator is offset voltage. Offset voltage of the comparator was measured by taking the values of input. 
Vin-, at 1.0V and Vin+ of the comparator swept from -1.0V to 2V. From the Figure 16 we can see the systematic 
offset voltage is approximately 15mV. 
6.7 Transient Response of Proposed CMOS Comparator 
For observing the transient response of Comparator a ac voltage source of 1.0V and 500 MHz is applied to the 
input Vin+   and Vin- was set to 500 mv. We are driving Vin+ input of comparator over the Vin-. When Vin+ is greater 
than Vin- output is at logic 1 i.e. 1.8V and when Vin+ is less than Vin- output is at logic 0 i.e. 0V. The transient 
response of proposed comparator is shown in Figure 17. 
6.8 Transient Response of Self Biased Differential Buffer Amplifier 
From transient response, gain will be nearly unity as shown in Figure18 
7. Conclusion 
This paper has presented a low offset and low power dissipation comparator implemented in 90nm CMOS 
technology. This proposed comparator is then used in analog to digital convertor. The key design objectives are 
power consumption, and offset voltage. The entire circuit consuming approximately 350μW of power, and 
provides gain of 30dB. The proposed low power, low offset comparator has great potential in analog integrated 
design. 
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Figure 1. Basic Comparator Symbol 
 
Figure 2. Block Diagram of Voltage Comparator 
 
Figure 3. Pre-amplifier circuit  
 
Figure 4(a). Decision Circuit 
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Figure 4(b). Equivalent Circuit when vo+ > vo- 
 
 
Figure. 4(c). Equivalent Circuit when vo+ < vo 
 
Figure 5. Self Biased Differential Amplifier Circuit  
Innovative Systems Design and Engineering                                                                                                                                     www.iiste.org 
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)  
Vol.5, No.4, 2014 
 
92 
 
Figure 6. Proposed Current Mirror 
 
 
Figure 7. Small Signal Analysis for calculating Input Resistance 
   
Figure 8. Small Signal Analysis for calculating Output Resistance   
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Figure 9. Proposed Design of Pre-amplifier using Current Mirror 
 
Figure10. Proposed Design of Comparator using Current Mirror 
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Figure 11. Input Characteristic of Proposed Current Mirror circuit 
 
 
Figure 12. Output Characteristic of Proposed Current Mirror circuit 
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Figure 13. Frequency Response of Proposed Current Mirror circuit  
 
Figure 14. Transient Analysis of Pre-Amplifier 
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Figure 15. Transient Analysis of Proposed Comparator 
 
 
Figure 16. DC Analysis of Proposed Comparator  
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Figure 17. Transient Analysis of Proposed Comparator 
 
Figure 18. Transient Analysis of Output Buffer 
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Table I. Comparison between Conventional, Cascode and proposed Current Mirror 
Properties 
 
Conventional 
Current Mirror 
Cascode Current 
Mirror 
Proposed Current 
Mirror 
Technology 90nm 90nm 90nm 
Supply Voltage 1.0V 1.0V 0.8V 
Minimum Input Voltage 0.4 0.6 0.3 
Minimum Output Voltage 0.2 0.1 0.1 
Input Resistance 0.2020KΩ 59.460KΩ 0.1790KΩ 
Output Resistance 125.16 KΩ 2.756MΩ 6.247MΩ 
Bandwidth 876MHz 95.8 KHz 98.45MHz 
Power Consumption 
 
52.8 µW 
 
74.186 µW 
 
46 µW 
 
 
 
 
 
Table 2 Comparison between Existing Comparator and Proposed Comparator 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Properties  
 
Existing Comparator  
 
Proposed Comparator  
Transistor count 21  24  
Technology used 0.18µm  90nm  
Power Supply  1.8V  1.0V  
Power Consumption  430µW  350µW 
f
-3dB
  600MHz  710MHz  
A
V-3dB
  9.5dB  30dB  
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